A straightforward approach is to integrate multiple narrowband receivers, each with an independent frequency synthesizer and baseband chains. However, it is desirable to develop an architecture to reduce this multiplicity, and hence, reduce area and decrease form factor. It may also be desirable to build up a reconfigurable system based on the allocation of frequency bands. Reconfigurable radio frequency (RF) front-end filter/receiver [2] [3] [4] [5] has also become attractive for software-defined radio applications. On the other hand, the signal BW of modern wireless communication standards is becoming increasingly large. For example, with intraband carrier aggregation, the signal BW of multiples of 20 MHz may be required. As a consequence, the in-band (IB) frequency response of the front-end filters, particularly in terms of gain flatness and group delay (GD) variation, becomes as important as the out-of-band (OOB) rejection. Nonlinear behavior of the front-end filters can also contribute to the nonlinearity of the whole system. Passive coupled-switched-capacitor resonatorbased RF front-end filters are presented in [6] and [7] to achieve high OOB linearity.
In the presence of dynamic interferers (blockers), a tunable filter offers flexible front-end filtering characteristics. In particular, being able to dynamically change the filtering response of the filter allows for the best tradeoff between rejection and loss/noise. Fig. 1 shows such a scenario. If the frequency difference ( f ) between the desired signal and the unwanted OOB interference/blocker is large [ Fig. 1(a) ], a flat passband, wideband filter shape may be suitable for this application. If f is small, however, a narrowband filter shape with high stopband rejection is more appropriate to significantly suppress the blocker, albeit at the cost of slightly higher insertion loss.
N-path filters have a garnered significant research interest in recent years due to their capability to achieve high quality factor (Q), typically greater than 100, and wide frequency tuning range in integrated circuit technologies. Previous research on N-path-based filters and receivers has been focused on realizing low-loss passband and steep rejection profiles to minimize IB noise figure (NF) and increase the IB/OOB linearity. For example, in [8] , a sixth-order N-path filter is presented with 25-dB gain and 26-dBm OOB linearity. Various on-chip techniques have been presented in [5] , [6] , and [9] [10] [11] to handle large OOB blockers. However, previous work on N-path tunable filters has not presented systematic 0018-9480 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. design methodologies for realizing higher order filter according to a set of prescribed specifications.
To this end, this paper presents, for the first time, methodology for designing high-order active RF front-end filters implemented with N-path technologies. An analytical synthesis procedure is introduced to realize high-order bandpass filter (BPF) responses with a set of prescribed specifications such as type of filter approximation, passband ripple, OOB rejection, and IB GD. To demonstrate the effectiveness of this methodology, a fully tunable N-path filter with adjustable center frequency, BW, and filter shape is also presented. The proposed design methodology will enable the design of high-performance integrated active filters for future wireless communication systems. Fig. 2(a) shows a regular, coupled-resonator, three-pole BPF implemented using gyrators. Fig. 2(b) shows the corresponding N-path implementation, where the resonators are replaced by switched capacitors. An N-path filter resembles an LC tank with a tunable center frequency and constant BW [12] [13] [14] . In an N-path BPF, the RF signal is first downconverted to baseband, filtered by a lowpass filter (LPF), usually implemented with shunt capacitors, and then upconverted back to RF. This process effectively frequency shifts the lowpass frequency response to the RF frequency, creating a BP response. Similarly, a bandstop response can be created by highpass filtering of the downconverted RF signal using series-connected capacitors. To preserve the impedance profile during the frequency translation process, a switch-based passive mixer is typically used [4] , [10] , [15] . If the output of the filter is taken directly from the baseband capacitors, i.e., without upconverting the downconverted signal back to RF, a receiver with integrated front-end filtering may also be realized [2] , [4] , [15] [16] [17] [18] [19] [20] . The negative transconductance in the feedback path of the first stage increases the NF as it directly feeds back noise to the input port. The NF of the filter with clock frequency of 1 GHz for a regular implementation and decoupling the first stage (removing the −g m1 ) is shown in Fig. 3 . It is possible to achieve 5 dB lower NF by decoupling the first stage. The power consumption also reduces due to the removal of −g m1 . Therefore, to increase the gain, reduce the NF, and increase the dynamic range of the filter, the first gyrator is replaced with a single g m cell (amplifier) as shown in Fig. 2(c) [8] . This effectively transforms the three-pole BPF prototype to a cascade of a one-pole filter with a two-pole filter. The OOB roll-off of the BPF still follows a three-pole characteristic due to the impedance isolation by g m1 .
II. SYNTHESIS METHODOLOGY OF HIGHER ORDER N-PATH FILTERS

A. Review of N-Path Filters
However, simply removing the feedback g m1 alters the BW of the filter as well as the desired filter shape as shown in Fig. 4 . As a result, a proper synthesis procedure is required to realize the filter with desired BW and passband shape while removing the negative g m cell in the first stage. A similar technique for decoupling the first stage is also showed in [8] to reduce the power consumption as well as to reduce NF. However, due to the lack of a proper synthesis procedure of the filter, an extra feedback capacitor is used between input and output to maintain the passband ripple to a certain extent, which introduces stability concern in the filter. In Section II-B, the proper synthesis procedure will be discussed.
B. Synthesis of First-Stage-Decoupled N-Path Filters
In general, any lumped element lowpass prototype can be implemented merely using capacitors, when inductors are replaced with admittance inverters. In active filters, inverters are implemented using gyrators. However, in order to mitigate the impact of the negative transconductance in the first stage, it is possible to remove the negative feedback in this stage. This results in decoupling of the first stage from the rest of the filter. Therefore, the synthesis of any odd-order all-pole Fig. 3 . NF of the filter with and without decoupling the negative g m cell in the first stage at f 0 = 1 GHz. C B1 = C B3 = 32.24 pF, C B2 = 4 pF, g m1 = 14.14 mS, g m2 = 10 mS, and g m3 = 5 mS are considered in the simulation. filter (a filter with no finite-frequency transmission zeros such as Butterworth and Chebyshev) is turned into synthesis of a first-order stage cascaded with an even-order filter section, decoupled using a very low-output admittance gain block. This means that the even-order filter section needs to be synthesized as a singly terminated network [21] . Such a network synthesis is shown in Fig. 5 .
The transmission transfer function of a two-port lossless all-pole filtering network can be defined as a ratio of two polynomials where P(s) is a constant, E(s) is a Hurwitz polynomial (all its roots are located at left-hand side of the complex frequency plane, s plane), and n is the order of filter. In all-pole filters, H (s) only has poles, which are the roots of the polynomial E(s). Since the element values of the singly terminated network in Fig. 5 are real, all coefficients of polynomials in (1) will be real values. This requires that the poles of (1) either locate on the negative real axis in the s plane or occur in conjugate pairs (i.e., if
, in the left-hand side of s-plane. For odd-order all-pole filters, there is just one real pole, while the rest of poles are conjugate pairs. Therefore, if the transfer function of such a filter is expanded using its poles, it can been expressed using (2) This suggests that the transfer function can be decomposed into
and
where H 1 (s) is implemented using capacitor C 1 in Fig. 5 with
is a filter of order (n − 1), which needs to be synthesized as a singly terminated network. In order to synthesize H 2 (s) as a singly terminated network with (n − 1) conjugate pair poles, it should be linked to the driving-point admittance function, y 22 (s), and trans-admittance function, y 12 (s), of the network. To this end, as shown in Appendix A, it is required to decompose the
denominator of H 2 (s) into odd and even polynomials and then divide both the numerator and denominator to the odd portion of the denominator. From this process, y 12 (s) and y 22 (s) can be constructed as
Various methods, such as element extraction, can be used to construct the singly terminated network by simultaneously realizing y 12 (s) and y 22 (s) . Therefore, the lossless network in Fig. 5 is implemented as a ladder LC LPF. By finding the element values of the network, the synthesis is completed. Appendix A shows a recursive method for realizing such a network.
In order to completely realize the filter using only capacitors, the series inductors, L k , are replaced by shunt capacitors, C k , and admittance inverters, J k . The value of admittance inverters (also known as J-inverters), which can be implemented using gyrators, g mk , are found from
Finally, since the coupling matrix of a BPF is the same as ones of its lowpass prototype [22] , the decoupled LPF can be readily transformed to a BPF, without changing the coupling values. It is accomplished using converting the shunt capacitors to shunt LC resonators according to
where ω o = 2π f 0 is the center frequency of the BPF in rad/s. Fig. 6 summarizes all the steps required for synthesizing of an all-pole filter with a decoupled first stage.
C. Design Example
In this section, a fifth-order Butterworth LPF is synthesized in the form of a decoupled single-pole stage and a singly terminated fourth-pole portion, as an example to demonstrate how the above method is used.
In the case of odd-order Butterworth filters, H 1 (s) and H 2 (s), defined in (3a) and (3b), respectively, are simplified to
where θ k is the angle between two consequence poles [23] and is calculated using Therefore, for a fifth-order Butterworth filter, H 2 (s) will be
Applying the synthesis technique described in Section II-B to (9) yields
Following the process shown in Appendix A, the element values for constructing the singly terminated network H 2 (s) are found. Table I lists the element values for a regular and the decoupled fifth-order Butterworth LPF. Note that from (7a), the capacitor value in the first decoupled stage is C 1 = 1.0 F. Therefore, the circuit is fully synthesized. Such a decoupledfirst-stage, fifth-order Butterworth filter is shown in Fig. 7 . [24] . Fig. 8 (e) and (f) also depicts the magnitude response and GD of the decoupled BPF compared to those of the regular implementation, respectively. It is observed that similar to the LPF, not only an extra gain is added to the filter, the passband shape and BW of the filter was maintained. This is while the GD is kept the same.
III. TUNABLE FILTER BANDWIDTH AND SHAPE
It is often desirable to reconfigure the filter shape and BW as well as the center frequency of the filter to cope with the dynamic environment [25] [26] [27] .
In coupled-resonator filters, such as the one shown in Fig. 9(a) , the filter BW is predominantly determined by the interresonator couplings if identical resonators are used. In the proposed N-path filter design, the interresonator coupling is realized by active gyrators (J-inverter) consisting of back-toback-connected transconductance amplifiers [ Fig. 9(b) ]. The inverter value can be changed by changing the g m value of the gyrator. However, this approach results in significant tradeoff between the BW and the power consumption of the filter; more power is needed for larger BW. To resolve this issue, it is opted to tune resonators in this paper. In terms of N-path filter implementation, this means tuning the baseband capacitors C Bx in Fig. 2(c) .
In addition to tuning the internal couplings, the external couplings also need to be adjusted to transform the filter shape or BW with proper matching, while maintaining the C 1 and C 3 constant. This can be achieved by placing inverters at the ports [that is J S,1 and J 3,L in Fig. 9(a) ]. These inverters are essentially impedance transformers and are used to scale the source and load impedances to arbitrary values. They can also be realized by a stacked capacitor transformer for easy on-chip integration as shown in Fig. 10 . Fig. 9 (c) shows how the external couplings in the coupled-resonator filter are replaced with the stacked capacitor transformer. The values of the capacitors can be readily calculated from
where J is either J S,1 or J 3,L as in Fig. 9(a) . The negative C a can be absorbed in C 1 or C 3 as shown in Fig. 9(d) . In practice, C a is much smaller than both C 1 and C 3 . To implement a tunable BW, C b and C 2 need to be adjusted. To understand the range of values for the tuning components, a design example is given here for a third-order filter with a variable BW from 20 to 40 MHz, whose shape can be reconfigured between a Butterworth response and a Chebyshev one with arbitrary ripple levels. The nominal values of the components for a Butterworth LPF configuration with 40-MHz BW is listed in Table II . C 2 is calculated from (32b) for g m2 = 10 mS, g m3 = 5 mS and corresponding L 2 . The LPF can then be transformed into a BPF using (6) . The schematic of the filter follows Fig. 9(e) .
The coupling capacitor C b is varied based on the frequency and BW requirements. Fig. 11 shows the calculated required component values for a Butterworth configuration with various BWs. The coupling capacitor C b is calculated at 0.2 and 1 GHz to cover the whole tuning range. As the frequency changes from 0.2 to 1 GHz, C b needs to be changed from 3.18 to 42.1 pF. The nominal values of the capacitors are chosen based on the Butterworth configuration with 40-MHz BW. Therefore, C b is not required for that configuration (no point for C b in Fig. 11 for BW = 40 MHz) or in other words, C b is shorted with the top switch in Fig. 9(e) . As a result, the filter looks similar as Fig. 8(d) for this specific configuration. In a similar fashion, by adjusting C 1 (= C 3 ), C 2 , C a , and C b , it is possible to reconfigure the filter into a Chebyshev response with different ripple levels. Fig. 12 shows the required component values for the Chebyshev configuration with 40 MHz BW and different ripple levels.
The parallel LC tanks can be realized with N-path filters, where the center frequency is determined by the clock frequency. The corresponding baseband capacitors C B1 (= C B3 ) and C B2 in Fig. 2(c) can be calculated from [12] 
where m = 2 for the single-ended circuit and m = 8 for the differential network. In a lumped prototype, the absorption of C a into C 1 has two effects. It changes both the center frequency and the BW of the resonators. However, on the other side, in an N-path implementation, the absorption of the negative capacitance only changes the BW of the resonator as the center frequency is determined primarily by the clock frequency. Therefore, there can be a slight difference between the lumped prototype and the actual implementation in terms of filter BW. However, the filter BW can be adjusted by tuning either C b or C 2 .
IV. FILTER IMPLEMENTATION
The full implementation of the proposed filter is shown in Fig. 13 . Large NMOS RF switches of W/L = 80 μm/60 nm (ON-resistance of approximately 4.2 ) are used to reduce the noise, nonlinearity, and mismatch between them. The switches are driven by 25% duty cycle four-phase nonoverlapping clocks. A differential structure is exploited for the proposed architecture to suppress common-mode disturbance as well as the differential baseband capacitors that reduce the total area. MIM capacitor with underlying metal is used for the baseband capacitors. The resistors are realized with N+ poly resistor without silicide. Each switch is biased at 900-mV dc voltage (VCLK) to provide full 1.2-V swing to maximize the linearity of the switches. Instead of using a single varactor, a switched-bank of capacitor is used to implement C b for maintaining a reasonable Q. Fig. 14 shows the Q for the tuning capacitors C 2 at 1 GHz and C b at 0.2 and 1 GHz. The simulated Q of the switched capacitor bank ranges from 40 to 100. Within this Q range, the insertion loss degradation is less than 1 dB. This insertion loss variation can be compensated by gain adjustments through the g m cells. The negative g m3 in Fig. 9 (e) can be easily implemented by flipping the connection in a differential configuration.
The switch size used along with C b is 120 μm/60 nm, with an ON-resistance of 3.6 and C o f f of 42.3 fF. The choice of g m1 depends on the gain requirements as the overall filter gain can be approximated as A v = (g m1 /g m3 )sinc 2 (π/4). The value of C 2 depends on L 2 , g m2 , and g m3 according to (5) . To achieve higher stopband rejection, g m2 and g m3 need to be reduced, however, g m2 need to be increased and g m3 need to be reduced from noise point of view [5] . The impact of different parameters on the filter performance is listed in Table III. In the prototype design, the g m values are, g m1 = 48.17 mS, g m2 = 10 mS, and g m3 = 5 mS. The g m cells are shown in Fig. 15 . [28] . A shift register implemented with transmission gate FFs produces four-phase clocks to drive the switches.
A. Nonideal Effects Mitigation
The finite ON-resistance R sw of the switches reduces the Q of the baseband capacitors. It modifies the pole of the filter and introduces extra zeros in the transfer function, which is responsible for limited stopband rejection of the overall filter [8] . As an example, the effect of finite switch resistance (R sw = 5 ) on Butterworth and 0.5-dB ripple Chebyshev filter is shown in Fig. 16 . The OOB rejection degrades with higher switch resistance. The resistance of the switch parallel with the coupling capacitor C b also lowers the Q the filter. A large switch size is chosen to mitigate this effect. However, the parasitic capacitance associated with the switch shifts the center frequency as well as increase the insertion loss.
In addition, the nonzero switch resistance reduces the Q of baseband capacitors, which reduces the Q of the overall filter. As a result, it is necessary to model the corresponding parasitic resistance for the lumped prototype due to the switch resistance and the output impedance of the transconductor cell. A three-pole N-path filter and its corresponding lumped model are shown in Fig. 17 . Following the procedure shown in [5] , the equivalent output impedance for different N-path sections can be found as shown in Fig. 17(a) : where R o1 and R o2 are the impedances seen after g m1 and g m2 . The output impedance of g m1 , g m2 , and g m3 are 124.45, 592.7, and 1.18 k, respectively. R P1 , R P2 , and R P3 are calculated as 266.7, 585.3, and 750 , respectively, for R sw = 5 . The finite output impedance of the g m cells is shown in Fig. 17(b) . The finite output impedance of the g m cells loads the resonant tanks and also reduces the Q of the filter. In the prototype implementation, negative resistances are added after the g m cells as shown in Fig. 17(b) to compensate for the losses from the output impedance of g m cells as well as the switch losses. However, the large amount of negative admittance reduces the filter dynamic range as well as increases the power consumption. These negative resistors are made with back-to-back inverters. The back-to-back inverters have a separate supply voltage with a nominal value of 1.2 V. The negative resistance increases the overall noise of the filter. The noise factor due to negative resistors are g m,neg1 /(g m1 2 A 1 2 R s ) and g m,neg2 /(g m1 2 g m2 2 r o1 2 A 1 2 R s ) as described in [5] and [8] , where g m,neg1,2 is the G m cells added to the internal nodes of the filter to control r o1,2 , A 1 = sinc (π/4) and R s are the source resistance.
B. Linearity Analysis
It is highly desirable for a front-end filter to be extremely linear to tackle strong OOB blockers. In an LTE receiver, for example, transmit leakage introduces an OOB blocker at different frequency offsets to primary and diversity receivers which places stringent linearity and power handling capability requirement for the front-end filter. In this section, the linearity of the proposed filter is derived using the simple equivalent model shown in Fig. 18 .
Writing equations at the V out node, by considering the first and the third nonlinear terms, yields
where g mx, 1 and g mx, 3 are the transconductance of g m cells associated with the first and third harmonics. r o1 is the combined resistance of r o1 , R P2 , and −R g1 . Similarly, r o2 is the combined resistance of r o2 , R P3 , R L , and −R g2 . The feedback current at the gate of g m2 can also be expressed as
The output current of g m1 is
It is possible to represent the output voltage V out as (see Appendix B) The IB input referred third-order intercept point (IIP3) calculated based on (21) with variations in g m2 and g m3 is shown in Fig. 19(a) . The IIP3 increases with increase in both g m2 and g m3 . Fig. 19(b) shows the simulated BW of the filter with g m2 and g m3 . The BW also increases with higher g m2 and g m3 . However, by increasing g m2 and g m3 , power consumption increases and the gain of the filter drops. In terms of noise, it is required to increase g m2 and reduce g m3 [14] .
V. MEASUREMENT RESULTS
The filter is fabricated in a 65-nm CMOS technology. The chip has an area of 1.1 mm 2 , including the bond pads (Fig. 20) . The circuit is wire-bonded and tested on a printed circuit board. An off-chip balun (MACOM MABA-010247-2R1250) is used to transform a single-ended signal to a differential signal. The typical insertion loss of the balun is approximately 1 dB. Fig. 21 compares the measured and simulated filter response for Butterworth configuration with target BW of 20 MHz. The responses are in good agreement and very minor discrepancies are observed. The center frequency of the measured response is 1 MHz lower than the simulated response due to extra layout parasitics. The OOB rejection is 3 dB lower due to slightly higher R sw and extra parasitic coupling capacitors. Fig. 22(a) -(c) shows the measured S 21 , S 11 , and zoomedin view of S 21 , over the entire tuning range of 0.2-1.2 GHz for a Butterworth passband configuration. The S 11 shows a good match between 0.4 and 1 GHz, but degrades toward 0.2 and 1.2 GHz. This degradation is primarily due to the limited BW of the input balun. There are multiple ways to improve the matching. However, there are tradeoffs associated with matching NF and gain. As an example, reducing R f in Fig. 13 improves S 11 , while it degrades the NF. The zoomed-in view of S 21 shows the BW as well as the passband ripple, which is lower than 0.25 dB for all cases. The filter shows a gain of 14.5-16 dB and 3-dB BW of 18.8-20.2 MHz. The parasitic capacitance at each node of the filter modifies the equivalent resistance of that node, which degrades the effective unloaded Q. As a result, the gain of the filter decreases at higher frequencies. The parasitic capacitance also lowers the center frequency of the switched-capacitor sections and the detailed analysis was shown in [5] and [8] . However, as the center frequency of the filter is tunable, this is not a concern. The filter draws 18.7 mA, and the local oscillator (LO) chain draws 3.2 to 15.87 mA from 1.2 V in the whole tuning range. The clock buffer power consumption is 13.4 mW. The LO feedthrough to the input port of the filter is −65 dBm at a center frequency of 1 GHz.
A. Frequency Response
The proposed filter can be reconfigured in Butterworth, Chebyshev-0.5-dB ripple, and Chebyshev-3-dB ripple with proper tuning of C b and C 2 . For example, the tunability of the proposed filter for 0.5-dB ripple Chebyshev configuration is shown in Fig. 23(a) for 20-MHz BW. Fig. 23(b) shows the close-in response at 1 GHz with different ripple levels. It is possible to increase the stopband rejection of the filter with higher passband ripple.
The filter can also be reconfigured in terms of BW. For example, Fig. 24 shows the filter response for both Butterworth and Chebyshev-3-dB ripple configuration with target BW of 40 MHz. The filter has more loss at higher frequencies due to g m cells. The primary objective of the proposed filter is to reconfigure it smartly based on spectrum requirements.
B. Noise Figure
The measured NF of the filter over the tuning range is shown in Fig. 25(a) for two different BWs. The filter has a measured small signal NF of 3.7-5.5 dB over the tuning range of 0.2-1.2 GHz for BW = 40 MHz. The NF increases as the BW decreases due to the finite Q and switch loss of C b . The NF is higher at high frequencies as the gain of the filter decreases.
Measured NF with various blocker power levels is shown in Fig. 25(b) with f 0 = 1 GHz. In this test, the blocker is placed at 50-MHz offset. The NF increases with increasing blocker power due to reciprocal mixing of the blocker and the LO phase noise. The external LO signals (Keysight E8663D) have an SSB phase noise of −143 dBc/Hz at 100-kHz offset. The simulated phase-noise of on-chip four-phase LO signals (S 1 , S 2 , S 3 , and S 4 ) with frequency of 1 GHz from the noisy external signal generator is around −150 dBc/Hz at 100-kHz offset. When the blocker mixes with LO phase noise, it deposits additional noise in the receive channel proportional to the blocker amplitude. The proposed filter can tolerate an 10-dBm blocker with NF < 10 dB. 
C. Group Delay
The measured GD of the filter is shown in Fig. 26 . The GD for the Butterworth configuration with different BWs is shown in Fig. 26(a) as the GD is inversely proportional to the filter BW. Fig. 26(b) shows the GD for different filter configurations and BW = 20 MHz. The GD of the filter over the whole tuning range is shown in Fig. 26(c) , where the filter is configured for Butterworth type and BW = 20 MHz. This highlights the efficacy of the filter in controlling signal delay characteristics. The GD will be reduced for higher BW.
D. Linearity
To evaluate the linearity of the filter, two-tone IIP3 and compression measurements were carried out and results are shown in Fig. 27(a) and (b) . With the filter tuned to 1 GHz, the two tones are placed at 1.008 and 1.01 GHz for the IB IIP3 measurement, and 1.05 and 1.09 GHz for the OOB IIP3 measurement. The blocker 1-dB compression point (B1dB) is measured by placing an interfering signal at an offset frequency (∼ 50 MHz) and observing the compression behavior of the IB signal while increasing the power of the interferer. B1dB is approximately 8.5 dBm over the tuning range. OOB and IB IIP3 measured at 1-GHz center frequency are shown in Fig. 27(b) .
Finally, a comparison between the performance of the presented filter and other designs reported in literature, is shown in Table IV . The proposed filter demonstrates the filter shape and center frequency reconfigurability to cope with the dynamic environment. The BW is also tunable while the OOB linearity is comparable with other state-of-the art papers. It is also observed that the presented filter provides high gain with lower power consumption. 
VI. CONCLUSION
A general analytical synthesis procedure for design and implementation of BPFs with N-path architecture is introduced in this paper. Based on the proposed methodology, a thirdorder reconfigurable and tunable N-path BPF is presented. The proposed filter has been implemented in a 65-nm CMOS technology and can be integrated into the RF transceiver chips. The proposed reconfigurable filter can adjust the rejection level based on the spectrum allocation and channel requirements suitable for software defined radios. The BW of the proposed filter is also tunable to pick up multiple desired frequency bands in intraband continuous carrier aggregation scenarios. This filter will enable the implementation of reconfigurable multiband radio with variable BW such as required for LTE.
APPENDIX A GENERAL SYNTHESIS METHOD
The most suitable transfer function describing the singly terminated network, shown in Fig. 5 , are transfer admittance (−Y 12 ) and voltage gain (G 12 ), which can be calculated using Thevenin and Norton equivalent circuits of the network as
where
It is seen that for a normalized load resistance (i.e., G L = 1 S), −Y 12 and G 12 can be found using the same expression as
This shows that the singly terminated network can be described by its y 12 and y 22 . Therefore, the problem is reduced to the simultaneous synthesis of y 12 and y 22 . It was shown that y 12 and y 22 are odd rational functions with the same denominator [22] . Therefore, they can be written as
and 
Because the numerator and denominator of H (s) are relatively prime, P(s) can be found from the numerator of y 12 (s) and is either an odd or even polynomial. Similarly, E(s) can be found from the sum of the numerator and the denominator of y 22 (s), and therefore, is a Hurwitz polynomial. Therefore, the general form of the transfer function for the singly terminated network in Fig. 5 is either
where M i (s) and N i (s) (i = 1, 2) are the even and odd polynomials, respectively, and
A comparison of (28a) and (28b) with (24) yields the following identifications: 
Therefore, for realization of any arbitrary transfer function in the general form of (3b) as a singly terminated network, it is required to decompose the denominator into odd and even polynomials and depending on the numerator being odd or even, divide both numerator and denominator to the even or odd portion of the denominator, respectively. This turns the transfer function into either (28a) or (28b). Then, the problem is reduced to simultaneous realization of y 12 and y 22 .
Because all transmission zeros in H 2 (s) lie at infinity, Cauer form-I (a ladder LC circuit with series inductors and shunt capacitors) is used to implement the circuit. Traditionally, a continued-fraction expansion of y 22 is used to extract the elements of the network [31] , although later other techniques have been developed. Among them, those involving continuants have received a lot of attention [32] [33] [34] . In [35] , a recursive formula for extraction of element values for a general ladder network from a given input impedance or admittance function has been presented. To apply this method to (4b), it is written in a more general form of
where p is the order of the network to be synthesized [which is here p = (n − 1)], and therefore, it is an even integer number and also p = q + 1. Comparing (31) and (4b) reveals that not all a i s i and b i s i are available in (4b). Since element extraction reduces the order of polynomials successively, the level of reduction is tracked by using a superscript, while the subscript tracks the position of the element. Because the network is synthesized from the output port, the subscript is increased while moving toward the source, which is different from the convention used in Fig. 7 . The element values, defined in Fig. 28 , can be found from [35] 
where j = 1, 2, . . . , p/2, and the initial values are found from
where i = 1, 2, . . . , ( p − 2 j + 2)/2 and j = 1.
When j = 1, the a 1 i and b 1 i are found from the coefficients of the polynomials in (31) as
and finally,
which completes the element extraction procedure, and hence, the synthesis method. Now, as an example of how this recursive method can be used to synthesize a singly-terminated network, (32a)-(35b) are used to construct the circuit from y 22 (s) in (10b). The required calculations are as follows.
Step 1: From the polynomials in (10b), it is found that Step 3: Finally, the elements values are found using (32a) and (32b) as 
APPENDIX B NONLINEAR CIRCUIT ANALYSIS
In this section, a third-order Taylor approximation of V out versus V in [36] , [37] (36) where V out = V out (V x , V 3 x ): V out is defined as:
x , which is a third-order Taylor approximation around V x = 0, where β 1 and β 3 are the Taylor coefficients
.
To derive β 1 , (36) is differentiated with respect to V x as follows:
Taking derivative with respect to V x again, it is found
Also, the third derivative gives
Therefore,
= a = −g m2,1 g o2,1
As a result, the output voltage
V x = V x (V out , V 3 out ): It is possible to write the inverse of (37) 
The output current of first g m cell
Now, from Fig. 18 , it is possible to write − g m3, 1 .
By using the same procedure above, it is found that 
